Abstract--modes are special patterns in cosmic microwave background (CMB) polarization. Degree-scale -modes are smoking-gun signatures of primordial gravitational waves. The generic strategy of CMB polarization experiments is to employ a large number of polarimeters for improving the statistics. The Q/U Imaging ExperimenT-II (QUIET-II) has been proposed to detect -modes by using the world's largest coherent polarimeter array (2,000 channels). A unique detection technique using QUIET's polarimeters, which comprises a modulation/demodulation scheme, enables us to directly extract polarization signals. The extracted signals are free from unpolarized components and intrinsic noise. We developed a data readout system for the QUIET-II experiment. We employed a "master" clock strategy, on-board demodulation functions, and end-to-end Ethernet connections for logical simplicity and high-density compact electronics for physical compactness. A clock module acts as a single master and guarantees phase matching between the modulation by the polarimeters and the on-board demodulation by ADC modules. Each ADC module has 64 ADC chips in the VME-6U single slot size. Both modules have hardware processors for Ethernet TCP/UDP. All these modules and control computers are connected via end-to-end Ethernet. Physical compactness and logical simplicity enable us to easily handle a large number of polarimeters, while maintaining quality of the -mode experiments. The developed electronics (the clock modules and the ADC modules) fulfill these requirements. Tests with a setup similar to that of the real experiment proved that the system works appropriately. The performance of all system components is validated to be suitable for -mode measurements.
I. INTRODUCTION

D
ETECTION of primordial gravitational waves could provide a new and unique window on the very early universe [1] . Although there are various approaches for detecting them [2] - [4] , the most promising approach is the measurement of -modes, which are odd-parity patterns in cosmic microwave background (CMB) polarization. Because -modes are very faint , it is important to detect a large number of CMB photons for achieving sufficient sensitivity. The Q/U Imaging ExperimenT (QUIET) is a ground-based experiment that aims to detect the -modes in the Atacama Desert in Chile, which is 5, 080 m above sea level. At the initial phase of the QUIET experiment (QUIET-I), we observed CMB polarization in the 95 (43) GHz bands with 360 (72) channels of coherent polarimeter elements (polarimeter array). The obtained upper bounds for the -modes are one of the most stringent limits to date; however they are still limited by statistical errors [5] . An upgrade of the experiment (hereafter referred to as QUIET-II) has been proposed to achieve better sensitivity with a larger polarimeter array. Its primary goal is to detect -modes at by using 2,000 channels composed of 500 elements of four-output polarimeters, where is the tensor-to-scalar ratio that indicates the intensity of the primordial gravitational waves [6] .
We developed a readout system for the QUIET-II experiments. For handling the QUIET-II polarimeter array, we employed a master clock strategy, on-board demodulation functions, and end-to-end Ethernet connections for logical simplicity and developed high-density electronics to achieve physical compactness. The master clock strategy guarantees phase matching between modulation and demodulation. Since polarization signals are modulated to suppress polarimeter noise and unpolarized components, phase matching and demodulation functions are essential requirements for the system. The on-board demodulation has the advantage of reducing the load of data transfer. Furthermore, physical compactness is also important to attach the system on a telescope mount to avoid picking up unexpected noise on the cables between the polarimeter array and the readout system. In this paper, we describe the system design and prototype tests.
II. EXTRACTION OF THE POLARIZATION SIGNAL
A. QUIET Polarimeter
A single QUIET polarimeter enables us to directly measure the Stokes and parameters that characterize liner polarization. The polarimeters are polarization-sensitive coherent detectors using high electron-mobility transistor (HEMT) amplifiers, which have been widely used in CMB experiments [7] - [9] . They are suitable for detecting CMB polarization below 100 GHz. The polarimeter consists of a septum polarizer 0018-9499/$31.00 © 2012 IEEE Fig. 1 . Block diagram of the QUIET polarimeter. It consists of a septum polarizer and strip-line-coupled monolithic microwave integrated circuit devices. The input radiation is split into right and left circular polarizations ( and , respectively) by the septum polarizer. They are amplified by the HEMTs. After applying the modulation on the phase switches, they are recombined by couplers. The couplers have four output ports. The power of each is detected by a Schottky diode. The four diode outputs have the modulation components related to , , , or Stokes parameters, respectively. Three of the four diodes are not shown in this diagram.
and strip-line-coupled monolithic microwave integrated circuit devices (Fig. 1) . Input radiation is split into right and left circular polarizations ( and , respectively) by the septum polarizer. In the devices, the two polarization signals are modulated and coupled and then the power of the coupled signals is converted to analog outputs. In the polarimeter outputs, the Stokes parameters appear as the modulation components.
The QUIET collaboration developed a polarimeter-on-achip, which replaces waveguide-block components with the devices [10] . The resulting package has a footprint size of 2.5 cm 2.5 cm (95 GHz band) and 5 cm 5 cm (43 GHz band) in QUIET-I. This breakthrough technology enabled us to build a large polarimeter array.
B. Modulation/Demodulation Scheme
An HEMT amplifier is known to have a noise whose knee frequency is high approximately 1 kHz. A modulation/demodulation scheme is employed to extract the polarization signal without any contamination from the noise and unpolarized components [10] . The block diagram of the modulation is shown in Fig. 1 . The input and to the devices are amplified by HEMTs. Then, the amplified polarizations are modulated by phase switches, each of which has two microwave paths. Path selection is controlled by p-intrinsic-n diodes. The difference among these path lengths corresponds to a half-wavelength of the measured CMB. The phase switch varies the phase of the CMB signal by 180 , which simply flips the sign of the CMB signal, and there is no sign flip for noises. Applying carrier clocks to the diodes offers periodic phase (sign) modulation. The two amplified and modulated polarizations are recombined by couplers. Four voltage-biased square-law Schottky diodes detect the power of the coupled signals.
Suppose we implement the modulation only for one side, e.g., , then the polarimeter outputs (or diode receiving power) can be expressed as follows (see Appendix): (1) where is proportional to , , , and for each diode, corresponds to the power of the right circular polarization, i.e.,
. is the intrinsic noise of the HEMT amplifier on the side of , and are gains of the HEMT amplifier, and is the primary modulation term. We can set and in case of ideal modulation. Here, is the normalized time index with a half period of and is the averaged value during the th half period. Polarization can be extracted from the difference of each state, i.e.,
. In (1), we drop the terms that are related to the noise from another HEMT amplifier.
The modulation by the real polarimeter is not perfect, e.g., and , where is a small nonzero value. As a result, residual terms that are related to the and appear. These residuals can be eliminated by the secondary modulation for another side [11] . With the secondary modulation for , the polarimeter output can be described as follows: (2) where and indicate the power of the left circular polarization and the intrinsic noise on the side of , respectively. Here, is similar to , i.e., and , where is a small nonzero value that indicates imperfection of the second modulation and is the normalized time index with the half period of the second modulation. This time period is longer than that of the primary modulation. Only the first term in (2) has the phase information of both modulations. Therefore, the series of difference allows us to extract the polarization without any contamination. This scheme is called demodulation. We implement this function in the readout system.
III. SYSTEM DESIGN
A. System Structure
The system structure is shown in Fig. 2 . The logical simplicity of our structure is possible because of the master clock strategy, on-board demodulation functions, and end-to-end Ethernet connections. Clocks acts as carriers to indicate phase states for the modulation. They should be in-phase between the polarimeter and the readout system. To retain phase matching, we employ clock modules that work as a single "master." The clock modules generate well-matched carrier clocks and distribute them to the polarimeter array and analog-to-digital converter (ADC) modules. Each ADC module performs digitization and on-board demodulation for 64 channels. Having a sub-board in addition to a main board, a single ADC module houses 64 ADC chips (32 chips each on the main board and the sub-board) in a versa module eurocard (VME) 6U single slot size (Fig. 3 ). All circuits for the ADC chip control and on-board demodulation are implemented in a single field programmable gate array (FPGA). Such high-density and compact modules are suitable for attaching to the telescope mount, which is a basic scheme to suppress the noise picked up on the cable between the polarimeters and the ADC modules.
The demodulated data in the ADC modules are transmitted to a readout computer via Ethernet transmission control protocol (TCP) [12] . To control both modules from the computer, user datagram protocol (UDP) is also used. TCP and UDP in both modules are implemented by a hardware-based processor called SiTCP [13] . Although to handle TCP and UDP, an additional FPGA or CPU is usually required, we do not need them because of the advantages of SiTCP.
B. Specifications of the ADC Chip
Analog-to-digital (A/D) conversion is synchronized with an A/D clock. Its sampling rate is determined to avoid ringing spikes during the phase flip. The ringing spikes appear for [15] [16] [17] [18] [19] [20] . We can avoid the effects of the spikes by masking these periods. To optimize the masking region with a precision better than 10%, is required. The system should be able to measure signals ranging from the CMB temperature (2.7 K) to room temperature (300 K). Suppose the responsivity of the polarimeter is , which is the highest among QUIET-I polarimeters, then the ADC dynamic range should be at least . The noise level of the QUIET-II polarimeter is expected to be , assuming a sensitivity of 500 /channel (250 /polarimeter). Considering the individual differences among the polarimeters, the lowest noise level may be . With a safety factor of 10, we have to determine the ADC resolution to fulfill the following equation: (3) where is the least significant bit defined as . The left-hand side of (3) is the ADC quantization noise estimated from the root mean square of the quantization noise divided by the square of the band width and the amplification of it by to obtain a one-sided spectrum. For the ADC chip parameters, the allowed region based on the above requirements under the condition is shown in Fig. 4 . We use a commercial ADC chip, AD7674 [14] , that has an 18 bit resolution with and . For the ADC chip control as well as the on-board demodulation, we use a system clock with . This frequency is selected such that it is sufficiently high to operate the ADC chips in the serial interface mode but sufficiently low to allow easy handling. In principle, a slower system clock is possible when we select the parallel interface mode. However, such an interface requires more electronic circuitry and a larger FPGA on board, which is contrary to the objectives of designing a high-density compact module.
C. Modulation/Demodulation Frequencies and Data Recording Rate
The demodulated data can be downsampled at the data recording rate without any loss of CMB information. This rate determines the sampling of the sky. The mount for the QUIET-II experiment is desired whose scan speed is 6 /s at the maximum with a full width at half maximum (FWHM) of 0.1 for the angular resolution
. The relationship should be satisfied, where a factor of two is introduced by the sampling theorem. This relationship requires
. Under this condition, we should also consider avoidance of the aliasing effect of AC power frequency and its harmonics.
Two types of carrier clocks are sent to both polarimeters and ADC modules. The frequency of the primary carrier must be higher than the knee frequency of the noise, which mainly occurs from the HEMT amplifier of the polarimeter. Its typical knee frequency is . To minimize the occurrence of ringing spikes, we minimize . Therefore, is the natural selection.
The frequency of the secondary carrier should be downscaled to the frequency of by an even number,
This frequency is possibly lower than the knee frequency of the noise. The lower bound of is and we choose . We summarize the specifications of the clocks in Table I .
IV. CLOCK MODULE
We developed 19 inch 2U size clock modules (Fig. 5) . A single module has seven RJ45 slots on the front panel and 21 flat cable (20 pins) connector slots on the surface of the board. The rightmost RJ45 slot is used for communication with the The module logic consists of two parts: a "reference selector" and a "clock generator" as shown in Fig. 6 . The selector performs the function of selecting a reference clock. The clock generator has two functions: generating the clocks on the basis of the reference clock and transmitting them to the ADC modules as well as the polarimeters. Because of space limitations for the clock distribution slots, we use two clock modules to handle 2,000 channels: master and slave. The selector generates a single reference, i.e., a "master clock," for the master and slave. Based on the reference "master clock", both modules generate the clocks and deliver them to each component. Such a "master clock" strategy guarantees phase matching among the clocks.
A GPS clock (10 MHz) is received via the leftmost RJ45 slot and is then multiplied into a 40 MHz clock in the module. The internal quartz crystal resonator (KC7050C40.0000C3WE0) in the module also generates a 40 MHz clock. The reference selector chooses the master clock from these two options. The internal clock is useful for laboratory testing when a GPS clock is not used. The master clock is duplicated and these two clocks are output via two RJ45 slots. We found that the phase delay between them is 0.8 nsec, which is a suitable specification for the 40 MHz (25 nsec period) system clock.
Each module has an RJ45 slot to receive the reference clock. The use of the same cable length as that of the reference output slots in the master clock guarantees the same phase delay for the two reference clocks. In each module, the clock generator produces the clocks as listed in Table I . The carrier clocks are distributed from the RJ45 slot to another board to control the carrier bias level of the polarimeters. The last RJ45 input slot is reserved to test the timing of TCP/UDP. A single flat cable is used for delivering the clocks to the single ADC module. Two clock modules (the master and slave) can deliver the clocks to the 42 ADC modules (which have a combined capability of handling 2,688 channels). The phase differences among the delivered carrier clocks were confirmed to be at most 2.4 nsec. This is also a sufficient performance compared with the ADC sampling interval of 1.25 .
V. ADC MODULE
The ADC module has a VME-6U single slot size (Fig. 3) . A single module consists of a main board and a sub-board. Each board has 32 ADC chips (AD7674) with 32 buffer amplifiers (AD8028) and a Dsub78 connector for 32 pairs of differential inputs with eight analog grounds. By using the sub-board, we successfully doubled the number of ADC chips compared with that in the previous generation ADC modules [15] , [16] . A single module has the capability of handling 64 channels in total by using a single FPGA (XC6SLX150) on the main board. We plan to use 32 modules to handle 2,000 inputs from the polarimeters.
Each module works at and 3 A, i.e., 15 W. A VME crate supplies the power to the ADC modules. All clocks are provided from the clock module via VME P2 user-defined pins with a digital ground. The digital and analog grounds are connected via a zero-ohm connection at one location. An electrically erasable programmable read-only memory (AT93C46) records the IP address for the TCP/UDP communication. The FPGA firmware is stored in a serial flash memory (M25P64-VMF).
A. Firmware Logic
The polarimeter output includes ringing spikes induced by the phase flip, which must be masked. The top of Fig. 7 shows a schematic example of the digitized polarimeter output stream with the ringing spikes, where is the time index of the digitization rate . Digitized ringing spikes are masked by multiplying a masking function which has Fig. 7 . Schematics for the raw input at , the mask for the ringing spikes , the demodulation carriers ( and ). The demodulated stream at is obtained by multiplying the carriers to the masked stream. The ringing spikes and the offset generated by the modulation are eliminated in the stream.
the value 0 when "mask"=true and 1 when "mask"=false (see an example in Fig. 7) . For studying the ringing spikes, 64 raw digitized streams can be recorded during 300 , which is limited by the size of the internal memory of the FPGA. We nominally mask one sample before and 13 samples after the phase change. The duration of the mask can be redefined via UDP by using the external computer.
The demodulator in the ADC module extracts the polarization signal from the masked stream as follows: where (6)
, 2, and is an integer. Here, is in-phase with the carrier . Summation is performed for all 6,400 points to form a 125 Hz "Demod" stream:
The extracted Demod stream is proportional to the Stokes or parameters. Demodulation eliminates the noise below . In case of quadratic phase demodulation (Quad), the Stokes or parameters are also suppressed: (10) where is in the quadratic phase with , i.e.,
(12)
It is useful to monitor the Quad stream, because it only contains the noise whose level is the same as in the Demod stream. A simple summation without demodulation is used to extract the total power (TP) corresponding to the Stokes parameter : (15) in which the intrinsic noise terms ( and ) are neglected. The demodulator is implemented in the FPGA for each input (Fig. 8) . Using a pseudo-polarization signal input, we confirmed that the demodulator works appropriately, as shown in Fig. 9 . The injected signal consists of a sinusoidal polarization signal (600 mV peak-to-peak amplitude at 5 mHz) and an offset that drifts at 400-500 mV. 
B. Intrinsic Noise
We measure the intrinsic noise with a 50 termination for each input. Fig. 10 shows the noise spectra in one of the channels. The components, which are obtained from the buffer amplifier, in the TP spectrum are completely suppressed in both Demod and Quad spectra. The expected knee frequency of the polarimeter noise is approximately 1 kHz [10] . Thus, noise suppression is well guaranteed. The measured noise floor in the Demod spectrum for each channel is shown in Fig. 11 . We confirmed that the noise level is better than the requirements given in Section III-B.
C. Linearity
A linear response with respect to the input voltage level is required for the experiments. The top panel of Fig. 12 shows a typical response as a function of the input voltages. Responsivity as a function of the input voltages is also shown in the bottom panel of Fig. 12 . Within the to 1,900 mV input range, we did not find any non linearity effects above 7
(We nominally use the to 1,900 mV range.). The averaged responsivity within the above range and non linearity as a function of channels are shown in the middle panels of Fig. 11 . Here, non linearity is defined as the difference between the maximum and minimum responsivities in the to 1,900 mV range. We discovered slight non-uniformity among channels, Fig. 11 . Performance of the ADC module as a function of the channel number. From the top to the bottom panels; the white noise level, averaged responsivity, non linearity (maximum variation of responsivities with respect to the input signal level), and two types of crosstalk among the channels. All requirements are satisfied. Fig. 12 . ADC response as a function of the input voltage (top panel). The responsivity for each input level is also shown (bottom panel). We did not find any significant non linearity, i.e., variation in the responsivity, for the range to 1,900 mV that we nominally use. Because of the specification of the input signal injector, we could not cover the regions around 0 mV and for the input level.
i.e., , in the standard deviations of averaged responsivity. Non linearity and non uniformity are lower than , which is the requirement to reduce a mimic -mode intensity at . The requirement is determined when we do not have any calibration for the non linearity. We measure the Stokes parameters and with different channels. The polarization angle on the Fig. 13 . Configuration for the timing synchronization test. The relationship between the data transfer and the system organization scheme is effectively reproduced by the real situation in QUIET-II.
sky is reconstructed with the measured responses for Stokes and , (16) where and are the channel responsivities to measure and at a given input power, respectively. The non linearities of and and their non uniformity shifts the measured angle from the real value. Such an angle shift creates mimic -modes [17] : (17) where is the -mode power spectrum at the given angular wave-number . We confirmed that the magnitude of non linearity and the sign and magnitude of the non uniformity of the responsivities are random, as shown in the middle panels of Fig. 11 . Therefore, the mimic -modes are smeared with the square of the number of channels (2,000 channels). To determine the -modes at without any calibration for ADC responsivity, non linearity and non uniformity should be less than .
D. Crosstalk
Two types of crosstalk among the channels must be considered: the crosstalk from one Demod stream to the other (type-I) and the crosstalk from the TP stream to the Demod stream (type-II). Type-I causes the Stokes to crosstalk, which induces -mode to -mode mixing. In contrast, type-II causes Stokes to (or ) leakage, i.e., spurious polarization from CMB temperature (unpolarized) anisotropy. We require a crosstalk of less than for either case, a requirement for suppressing the mimic -modes to . Type-I crosstalk is measured by a pseudo-polarization signal with a 900 mV peak-to-peak amplitude at 0.2 Hz. We inject the pseudo-polarization signal into one specific channel and measure the fluctuations in the other channels. The bottom part of Fig. 11 shows the measurement results. For type-II crosstalk, we inject a sinusoidal signal (800 mV peak-to-peak amplitude at 0.2 Hz) without any modulation into one specific channel. The measured fluctuations in other channels are also shown in the bottom part of Fig. 11 . In both cases, we did not observe any significant crosstalk signal, i.e., the measurements are saturated with the intrinsic noise levels. We confirmed that the systematic bias possibly induced by the crosstalk is negligible. 
VI. SYSTEM TEST
A. Timing Synchronization
A single ADC module generates 768 byte (4 byte 3 streams 64 ADC chips) of demodulated data with the rate . Sixteen bytes of header information are added for each sample. The aggregate flow rate with the 32 ADC modules is 25 Mbps.
A 4 byte time counter is a component of the header. The counter is incremented by the edges of the 125 Hz carrier clock and it can be reset by a reset pulse. The pulse is controlled by the clock module. In the real observation, a pulse is sent at the beginning of continuous data taking. The typical duration of the data taking is approximately 1.5 hours. From the value of the time counter and the reset time calibrated with a GPS, we can find the time at which each data is demodulated.
We tested timing synchronization among the components by applying a 25 Mbps load to a prototype system. We constructed the system with one master clock module and four ADC modules, one readout computer, and another computer as a "dummy ADC module" (Fig. 13 ). They were physically connected via one Ethernet switch (D-Link, DES-1050G). The dummy ADC module sent 22 Mbps of dummy ADC data to the control computer using 28 different ports. Its data rate corresponds to that of the 28 ADC modules. In this setup, the situation in QUIET-II is effectively reproduced in terms of the data transfer and the Fig. 16 . Extracted signals from the prototype polarimeter [18] by using the developed readout system. The sinusoidal polarization signal and the periodic step-like variation for unpolarized radiation (which is associate with the steplike offset variation for the polarization signal) are generated by the calibration system [19] . We observed the expected patterns in each stream. system organization scheme relationship. Therefore, we virtually constructed the readout system for the QUIET-II experiment.
We took data continuously for 16 hours with periodic (0.1 Hz) pulse signal injections into the ADC modules. We did not find any data loss or inconsistency among the time counters in the data. In addition, we confirmed timing synchronization among the ADC modules from the edge of the injected signals (Fig. 14) .
B. Measurement of Polarization With a Polarimeter
By using a prototype polarimeter [18] , we examined the functions of the readout system, i.e., the mask for the ringing spikes and the extraction of the polarization signal. To study the mask, we analyzed the raw digitized data during 300 (see Section V-A). For each sample, the data contain flags to indicate the 4 kHz carrier clock state as well as the masking function in the demodulator. The measured response from the polarimeter as a function of time is shown in Fig. 15 . The carrier clock state and masking function are also shown. We confirmed that phase mismatch occurs below the digitization interval, i.e.,
. In addition, we validated the mask function for the ringing spikes.
By using the calibration system [19] with the prototype polarimeter and the developed system, the detection of the polarization signal was validated. When approximately 600 mK of polarization irradiated to the polarimeter, the polarization angle was rotated by a frequency of about 0.1 Hz. The offset power (unpolarized radiation) also varied periodically with the same rate. The sinusoidal curve response with the baseline level shifts due to the offset power variation were expected (the cycle of the sinusoidal curve is twice the frequency of the rotation because the polarization contains the tensor value). We observed the expected response as shown in Fig. 16 .
VII. CONCLUSION
We developed a readout system for QUIET-II. The conceptual requirements (handling a large number of channels) are fulfilled by the master clock strategy, on-board demodulation functions, and end-to-end Ethernet connections. Physical compactness and logical simplicity enable us to further increase the polarimeters for future experiments. We demonstrated the extraction of the polarization signals from the polarimeter by using a prototype system with a configuration similar to that of the experiment. In long term operation, data loss and time counter mismatch were not observed. We validated that the system works according to the design. Therefore, the system is ready to be used in the QUIET-II experiment.
APPENDIX FORMULATION FOR THE POLARIMETER OUTPUTS
On the strip-line-coupled monolithic microwave integrated circuit devices, split right and left circular polarizations at the spectrum polarizer are amplified. Noises by HEMT amplifiers are added as follow:
and . Each phase switch modulate only the CMB signal components ( and ) . After the phase switches, two microwaves can be written as and , respectively, where and are defined as the modulation terms in Section II-B. Consider only one diode that is sensitive to the Stokes parameter; then the recombined microwave by the coupler is . The received power in the detector diode can be written as (18) Assuming that polarimeter noises and are stationary Gaussian noises, i.e., , , and , where is the average of during each phase state of the primary modulation, (18) is simplified as: (19) When (here, ), , ,
, and , (19) will be transformed to (2) . By setting , we can obtain (1).
